Profiler

- In <u>software engineering</u>, **profiling** ("program profiling", "software profiling") is a form of <u>dynamic program analysis</u> that measures, for example, the space (memory) or time <u>complexity of a program</u>, the <u>usage of particular instructions</u>, or the frequency and duration of function calls. (Wikipedia)
- Static Analysis Tools
- Dynamic Analysis Tools
- Hybrid Analysis Tools

(Source - An Overview of Software Performance Analysis Tools and Techniques: From GProf to Dtrace)





Sam	pling Tool
/ Main Routine of Sa	
nt main(char *app_to	_monitor)
<pre>status = 0;</pre>	
// Setup Timer to C	Collect Data
	<pre>RES, "interrupt_routine");</pre>
// Fork the App Bei	ing Analyzed
status = fork(app_t	to_monitor);
// Wait Until the A	App Completes
while(wait(status)	!= 0);
// Collect Results	of Analysis
collect_results();	
return 0;	
	andle Timer Executions
oid interrupt_routin	he(int previous_pc)
// Update Count for	The Calling PC
	ecific Function in Post Analysi
update_count(previo	pus_pc);
// Reset Interrupt	Routine for Next Time Slice
reset_counter("inte	errupt_routine");
return;	

Static Analysis Tools

- Hardware Counter Tools
 - Use h/w event counters provided in processors (e.g. cache misses, number of floating point instructions etc.)
 - Perfsuite (linux based)
- Compound Tools
 - ST plus HCT
 - vTune (Intel), Code XL(AMD)

		g	prof		
 Uses Compile Compile source Run the exect gprof gmon.o Flat profile – te Flat profile: 	ce code wi itable, wil ut > profi	ith –p§ I gene Ier.out	g rate <i>gmo</i> put	n.out	ng
Each sample cou	nts as 0.02	1 seco	nds.		
% cumulative	e self		self	total	
time seconds	seconds	calls	ms/call	ms/call	name
33.34 0.02	0.02	7208	0.00	0.00	open
16.67 0.03	0.01	244	0.04	0.12	offtime
16.67 0.04	0.01	8	1.25	1.25	тетссру
16.67 0.05	0.01	7	1.43	1.43	write





4













CodeXL Usage

- Two modes:
 - Execute a CPU Profile Session
 - Attach to a process
- Select a CPU profile type
 - Time based profile
 - Event based profile
 - Instruction based sampling

Event Based Profiling

(Assess Performance)

- Retired Instructions
- CPU clock cycles not halted
- Retired branch instructions
- Retired mispredicted branch instructions
- Data cache accesses
- Data cache misses
- L1 DTLB and L2 DTLB misses
- Misaligned accesses

Event Based Profiling

(Investigate Branching)

- Retired Instructions
- Retired branch instructions
- Retired mispredicted branch instructions
- Retired taken branch instructions
- Retired near returns
- Retired mispredicted near returns
- Retired mispredicted indirect branches

Event Based Profiling

(Investigate Data Access)

- Retired Instructions
- Data cache accesses
- Data cache misses
- Data cache refills from L2 or Northbridge
- L1 DTLB miss and L2 DTLB hit
- L1 DTLB and L2 DTLB misses
- Misaligned accesses

Event Based Profiling

(Investigate Instruction Access)

- Retired Instructions
- Instruction Cache fetches
- Instruction Cache misses
- L1 ITLB miss and L2 ITLB hits
- L1 ITLB miss and L2 ITLB miss

Event Based Profiling

(Investigate L2 Cache Access)

- Retired Instructions
- Requests to L2 cache
- L2 cache misses
- L2 fill/writeback

Event Based Profiling (Cache Line Utilization)

• (CLU) measures how much of a cache line is used (read or written) before it is evicted from the cache.

Event	Description			
Cache Line Utilization Percentage	The cache line utilization percentage for all cache lines on all cores accessed by this instruction / function / module.			
Line Boundary Crossings	The number of accesses to the cache line that spanned two cache lines. This happens when an unaligned access is made that causes two cache lines to be touched.			
Bytes/L1 Eviction	The number of bytes accessed between cache line evictions.			
Accesses/L1 Eviction	The number of accesses (loads plus stores) to a cache line between evictions.			
L1 Evictions	The number of times a cache line was evicted where this instruction depended on the data in the cache line.			
Accesses	The total number of loads and stores samples for this instruction / function / module.			
Bytes Accessed	The total number of bytes accessed by this instruction / function / module.			





- The DC miss latency (in cycles) if the load operation missed in the data cache The virtual and physical address of the requested memory location
- If the access was made to local or remote memory