CUDA

Sathish Vadhiyar High Performance Computing

Hierarchical Parallelism

- Parallel computations arranged as grids
- One grid executes after another
- Grid consists of blocks
- Blocks assigned to SM. A single block assigned to a single SM. Multiple blocks can be assigned to a SM.
 - Max thread blocks executed concurrently per SM = 16

Hierarchical Parallelism

- Block consists of elements
- Elements computed by threads
 - Max threads per thread block = 1024
- A thread executes on a GPU core

Thread Blocks

- Thread block an array of concurrent threads that execute the same program and can cooperate to compute the result
- Has shape and dimensions (1d, 2d or 3d) for threads
- A thread ID has corresponding 1,2 or 3d indices
- Threads of a thread block share memory

CUDA Programming Model



A kernel is executed by a grid of thread blocks

- A thread block is a batch of threads that can cooperate with each other by:
 - Sharing data through shared memory
 - Synchronizing their execution
 - Threads from different blocks cannot cooperate



CUDA Programming Language

- Programming language for threaded parallelism for GPUs
- Minimal extension of C
- A serial program that calls parallel kernels
- Serial code executes on CPU
- Parallel kernels executed across a set of parallel threads on the GPU
- Programmer organizes threads into a hierarchy of thread blocks and grids

CUDA Kernels and Threads



Parallel portions of an application are executed on the device as kernels

- One kernel is executed at a time
- Many threads execute each kernel

Differences between CUDA and CPU threads CUDA threads are extremely lightweight

Very little creation overhead

- CUDA uses 1000s of threads to achieve efficiency
 - Multi-core CPUs can use only a few

Definitions: *Device* = GPU; *Host* = CPU *Kernel* = function that runs on the device

CUDA C

Built-in variables:

- threadIdx.{x,y,z} thread ID within a block
- blockIDx.{x,y,z} block ID within a grid
- blockDim.{x,y,z} number of threads within a block
- gridDim.{x,y,z} number of blocks within a grid
- kernel<<<nBlocks,nThreads>>>(args)
 - Invokes a parallel kernel function on a grid of nBlocks where each block instantiates nThreads concurrent threads

Example: Summing Up

kernel function

```
void addMatrix
                                                global void addMatrixG
      (float *a, float *b, float *c, int N)
                                                    (float *a, float *b, float *c, int N)
      int i, j, idx;
                                                   int i = blockIdx.x*blockDim.x + threadIdx.x;
      for (i = 0; i < N; i++) {
                                                   int j = blockIdx.y*blockDim.y + threadIdx.y;
          for (j = 0; j < N; j++) {
                                                   int idx = i + j*N;
                                                   if (i < N \&\& j < N)
              idx = i + j * N;
              c[idx] = a[idx] + b[idx];
                                                        c[idx] = a[idx] + b[idx];
                                               void main()
  void main()
                                                   dim3 dimBlock (blocksize, blocksize);
                                                   dim3 dimGrid (N/dimBlock.x, N/dimBlock.y);
      addMatrix(a, b, c, N);
                                                    addMatrixG<<<dimGrid, dimBlock>>>(a, b, c, N);
  (a)
                                                (b)
Figure 8. Serial C (a) and CUDA C (b) examples of programs that add arrays.
                                                                     grid of kernels
```

Variable Qualifiers (GPU code)



__device_

- stored in device memory (large, high latency, no cache)
 - Allocated with cudaMalloc (__device__ qualifier implied)
 - accessible by all threads
 - Iifetime: application

constant

- same as __device__, but cached and read-only by GPU
- written by CPU via cudaMemcpyToSymbol(...) call
- Iifetime: application

__shared

- stored in on-chip shared memory (very low latency)
- accessible by all threads in the same thread block
- Iifetime: kernel launch

Unqualified variables:

- scalars and built-in vector types are stored in registers
- arrays of more than 4 elements stored in device memory

General CUDA Steps

- 1. Copy data from CPU to GPU
- 2. Compute on GPU
- 3. Copy data back from GPU to CPU
- By default, execution on host doesn't wait for kernel to finish
- General rules:
 - Minimize data transfer between CPU & GPU
 - Maximize number of threads on GPU

CUDA Elements

- cudaMalloc for allocating memory in device
- cudaMemCopy for copying data to allocated memory from host to device, and from device to host
- cudaFree freeing allocated memory
- void syncthreads__() synchronizing all threads in a block like barrier

EXAMPLE 1: MATRIX VECTOR MULTIPLICATION

Kernel

```
__global__ void matvec_mul(int m, int n, double *A, double *x,
      double *y)
2
    int row, col;
3
    double sum;
4
5
    row =blockIdx.x*blockDim.x+threadIdx.x;
6
7
    sum=0;
8
    if (row < m)
9
      for (col=0; col<n; col++)
0
        sum += A[row*n+co1]*x[co1];
1
2
3
    y [row]=sum;
4
5
6
7
```

Host Program

```
18 int main(int argc, char** argv){
19 ...
20 size_t size_A, size_x, size_y;
21 double *A, *x, *y;
22 double *dA, *dx, *dy;
23
  . . .
24
    m = ... /* rows */; n = ... /* cols */
25
26
    size_A = sizeof(double)*m*n; size_x = sizeof(double)*n;
27
        size_y = sizeof(double)*m;
28
    A = (double*)malloc(size_A); x = (double*)malloc(size_x);
                                                                    v =
29
         (double*) malloc(size_y);
30
    /* Allocate on the device memory */
31
    cudaMalloc((void **) &dA, size_A);
32
    cudaMalloc((void **) &dx, size_x);
33
    cudaMalloc((void **) &dy, size_y);
34
35
    /* Initialize A and x */
36
    /* Initialize y */
37
    for (i=0; i < m; i++) y[i] = 0;
38
39
```

Host Program

```
/* Copy A and x to the device */
40
    cudaMemcpy(dA, A, size_A, cudaMemcpyHostToDevice);
41
    cudaMemcpy(dx, x, size_x, cudaMemcpyHostToDevice);
42
43
    numThreadsPerBlock = 1024; numBlocks = m/numThreadsPerBlock;
44
45
    dim3 dimGrid(numBlocks);
46
    dim3 dimBlock (numThreadsPerBlock);
47
    matvec_mul <<< dimGrid, dimBlock >>>(m, n, dA, dx, dy);
48
49
    cudaMemcpy(y, dy, size_y, cudaMemcpyDeviceToHost);
50
51
    cudaFree(dA); cudaFree(dx); cudaFree(dy);
52
53
    free (A); free (x); free (y);
54
55
56
```

EXAMPLE 1, VERSION 2: ACCESS FROM SHARED MEMORY

```
__global__ void matvec_mul(int m, int n, double *A, double *x,
      double *y)
\mathbf{2}
    int row, col;
3
    double sum;
4
5
    __shared__ int sx [BLOCK_SIZE];
6
7
    sx[threadIdx.x] = x[threadIdx.x];
8
    __syncthreads();
9
0
    row =blockIdx .x*blockDim .x+threadIdx .x;
1
2
    sum=0;
3
    if (row < m)
4
      for (col=0; col<n; col++)
5
        sum += A[row*n+col]*sx[col];
6
7
8
    y row = sum;
9
D
```

1

EXAMPLE 2: MATRIX MULTIPLICATION

Matrix Multiplication Example



Computing the product C of two matrices: A : (wA, hA) B : (wB, wA).

- Each thread block computes one square sub-matrix *Csub* of *C*;
- Each thread within the block computes one element of *Csub*.



Example 1: Matrix Multiplication

Host matrix multiplication code

WIDIA

void Mul(const float* A, const float* B, int hA, int wA, int wB, float* C)

```
int size;
// Load Input matrices A and B to the device
float* Ad;
size = hA * wA * sizeof(float);
cudaMalloc((void**)&Ad, size);
cudaMemcpy(Ad, A, size, cudaMemcpyHostToDevice);
```

// Allocate memory for output matrix C on the device float* Cd; size = hA * wB * sizeof(float); cudaMalloc((void**)&Cd, size);

// Compute the execution configuration assuming // the matrix dimensions are multiples of BLOCK_SIZE dim3 dimBlock(BLOCK_SIZE, BLOCK_SIZE); dim3 dimGrid(wB / dimBlock.x, hA / dimBlock.y); // Launch the device computation Muld<<<dimGrid, dimBlock>>>(Ad, Bd, wA, wB, Cd); // Read Ouput matrix C from the device cudaMemcpy(C, Cd, size, cudaMemcpyDeviceToHost); // Free device memory cudaFree(Ad);

Device matrix multiplication function

_global__ void Muld (float* A, float* B, int wA, int wB, float* C)

// Setup aBegin, aEnd, aStep bBegin, bStep based on Block index and Block size

// The element of the block sub-matrix that is computed by the thread float Csub = 0; // Loop over all the sub-matrices of A and B required to compute the block sub-matrix for (int a = aBegin, b = bBegin; a <= aEnd; a += aStep, b += bStep) {</pre>

// Shared memory for the sub-matrices of A and B
__shared__ float As [BLOCK_SIZE] [BLOCK_SIZE];
__shared__ float Bs [BLOCK_SIZE] [BLOCK_SIZE];



// Load the matrices from global memory to shared memory; each thread loads one element of each matrix As [ty] [tx] = A [a + wA * ty + tx]; Bs [ty] [tx] = B [b + wB * ty + tx];

// Synchronize to make sure the matrices are loaded __syncthreads();

// Multiply the two matrices together; each thread computes one element/ of the block sub-matrix
for (int k = 0; k < BLOCK_SIZE; ++k)
 Csub += As[ty][k] * Bs[k][tx];</pre>

// Synchronize to make sure that the preceding computation is done before loading two new
// sub-matrices of A and B in the next iteration
____syncthreads();

// Write the block sub-matrix to global memory; each thread writes one element int c = wB * BLOCK_SIZE * by + BLOCK_SIZE * bx; C[c + wB * ty + tx] = Csub;

EXAMPLE 3: REDUCTION

Example: Reduction

- Tree based approach used within each thread block
- In this case, partial results need to be communicated across thread blocks
- Hence, global synchronization needed across thread blocks

Reduction

- But CUDA does not have global synchronization –
 - expensive to build in hardware for large number of GPU cores
- Solution
 - Decompose into multiple kernels
 - Kernel launch serves as a global synchronization point

Illustration



Host Code

int main(){

```
int* h_idata, h_odata; /* host data*/
Int *d_idata, d_odata; /* device data*/
```

```
/* copying inputs to device memory */
cudaMemcpy(d_idata, h_idata, bytes, cudaMemcpyHostToDevice);
cudaMemcpy(d_odata, h_idata, numBlocks*sizeof(int),
    cudaMemcpyHostToDevice);
```

```
int numThreadsperBlock = (n < maxThreadsperBlock) ? n : maxThreadsperBlock;
int numBlocks = n / numThreadsperBlock;
dim3 dimBlock(numThreads, 1, 1); dim3 dimGrid(numBlocks, 1, 1);
```

reduce<<< dimGrid, dimBlock >>>(d_idata, d_odata);

Host Code

int s=numBlocks;

while(s > 1) {

numThreadsperBlock = (s< maxThreadsperBlock) ? s :
maxThreadsperBlock;</pre>

```
numBlocks = s / numThreadsperBlock;
```

dimBlock(numThreads, 1, 1); dimGrid(numBlocks, 1, 1);

reduce<<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata);

s = s / numThreadsperBlock;

Device Code

```
__global__ void reduce(int *g_idata, int *g_odata)
{
extern __shared__ int sdata[];
```

```
// load shared mem
unsigned int tid = threadIdx.x;
unsigned int i = blockIdx.x*blockDim.x + threadIdx.x;
sdata[tid] = g_idata[i];
___syncthreads();
```

```
// do reduction in shared mem
for(unsigned int s=1; s < blockDim.x; s *= 2) {
    if ((tid % (2*s)) == 0)
        sdata[tid] += sdata[tid + s];
    ___syncthreads();
}</pre>
```

```
// write result for this block to global mem
if (tid == 0) g_odata[blockIdx.x] = sdata[0];
```

- For more information...
- CUDA SDK code samples NVIDIA -<u>http://www.nvidia.com/object/cuda_get_samp</u> <u>les.html</u>